M2 Kitaike-Kun was awarded NEWCAS Young Professional Paper Award 2nd place at 23RD IEEE INTERNATIONAL NEWCAS CONFERENCE 2025!
Paper Accepted for Publication in IEEE Solid-State Circuits Letters
The paper below has been accepted by IEEE Solid-State Circuits Letters.
Y. Gomi, A. Sato, W. Madany, K. Okada, S. Adachi, M. Itoh, and M. Hashimoto, “A 55-nm SRAM Chip Scanning Errors Every 125 ns for Event-Wise Soft Error Measurement,” in IEEE Solid-State Circuits Letters, doi: 10.1109/LSSC.2025.3589611.
Paper Accepted for Publication in IEEE Access
This paper, a collaborative research outcome with Hitachi, Ltd., has been accepted by IEEE Access.
H. Itsuji, T. Uezono, T. Toba, K. Ito and M. Hashimoto, “A Hardware-Aware Failure-Detection Method for GPU Control-Logic,” in IEEE Access, vol. 13, pp. 113890-113904, 2025, doi: 10.1109/ACCESS.2025.3584759.
Paper accepted to ICCAD 2025
The following paper has been accepted at ICCAD (International Conference on Computer-Aided Design) 2025. The results will be presented in Munich in October.
- Quan Cheng, Huizi Zhang, Chien-Hsing Liang, Mingtao Zhang, Jing-Jia Liou, Jinjun Xiong, Longyang Lin and Masanori Hashimoto, “Tenpura: a General Transient Fault Evaluation and Scope Narrowing Platform for Ultra-Fast Reliability Analysis,” Proceedings of International Conference on Computer-Aided Design (ICCAD), accepted.
- Xinyi Guo, Geguang Miao, Shinichi Nishizawa, Hiromitsu Awano, Shinji Kimura, and Takashi Sato, “SOME: Symmetric One-Hot Matching Elector — A Lightweight Microsecond Decoder for Quantum Error Correction,” in Proceedings of International Conference on Computer-Aided Design (ICCAD), accepted.
DAC2025
The following two research presentations were delivered at the ACM/IEEE Design Automation Conference (DAC) 2025, held in San Francisco, USA, from June 22 to June 25, 2025. The presentations were given on June 23 (Guo) and June 24 (Tagata), respectively. DAC is a premier conference in the field of integrated circuit design.
- X. Guo, H. Awano, and T. Sato, “Weighted Range-Constrained Ising-Model Decoder for
Quantum Error Correction,” in Proc. ACM/IEEE Design Automation Conference (DAC), pp.1-6, July 2025. - H. Tagata, T. Sato, and H. Awano, “Lookup Table-based Multiplication-free All-digital DNN Accelerator Featuring Self-Synchronous Pipeline Accumulation,” in Proc. ACM/IEEE Design Automation Conference (DAC), pp.1-6, July 2025.
Paper accepted for publication in IEEE Sensors Letters
The following paper has been accepted for publication in IEEE Sensors Letters:
Ryosuke Sada, Toshihisa Tanaka, Hisafumi Asaue, Tomoki Shiotani, Masanori Hashimoto, and Ryo Shirai, “Localization of Embedded Sensors in Reinforced Concrete via Time-Series Magnetic Field Sensing and Maximum Likelihood Estimation,” IEEE Sensors Letters, accepted, to appear.
We will also present this work at the IEEE Sensors Conference 2025, which will be held in Vancouver, Canada.
This work was conducted in collaboration with the Laboratory on Innovation for Infrastructures (ITIL), Office of Institutional Advancement and Communications, Kyoto University.
Papers accepted to RADECS 2025
Our papers have been accepted for oral presentation at the RADECS (RADiation and its Effects on Components and Systems) 2025 Conference. The conference will be held in Antwerp from September 29 to October 3.
- K. Takeuchi and M. Hashimoto, “Sensitive Volume Allocation Aligned with a Physics-Based Analytical Cross Section Model for Monte Carlo-Based Proton-Induced SEU Simulation,” European Conference on Radiation and Its Effects on Components and Systems (RADECS), to appear.
- Y. Gomi, K. Takami, R. Yasuda, H. Kanda, M. Fukuda, and M. Hashimoto, “Quasi Event-Wise Measurement of Neutron-Induced Multiple-Cell Upsets in 22-nm and 55-nm SRAMs,” European Conference on Radiation and Its Effects on Components and Systems (RADECS), to appear.
Symposium on VLSI Technology and Circuits 2025
Dr. Quan Cheng, a Program-Specific Researcher, delivered a presentation on their research findings at the Symposium on VLSI Technology and Circuits 2025, which took place in Kyoto from June 8-12, 2025 (Presentation date June 12).
Q. Cheng, Q. Li, Z. Yang, Z. Kong, G. Niu, Y. Liang, J. Li, J. H. Park, W. Liao, H. Awano, T. Sato, L. Lin, and M. Hashimoto, “A Radiation-Hardened Neuromorphic Imager with Self-Healing Spiking Pixels and Unified Spiking Neural Network for Space Robotics,” Digest of Symposium on VLSI Technology and Circuits, 2025.
Technicalr Seminar
Four distinguished integrated circuit researchers visited our laboratory on June 9, 2025, to exchange ideas and deliver the following technical lectures:
Title: AI-Empowered Heterogeneous Computing for Physical Design Automation towards Timing Closure
Speaker: Prof. Yibo Lin (Peking University)
Title: Design-Agnostic Bi-Voltage Scaling for Efficient Cryo-CMOS DVFS
Speaker: Prof. Longyang Lin (Southern University of Science and Technology)
Title: Towards 2.5D/3D Composable Chiplets for AI Computing: Heterogenous Integration and Design Exploration
Speaker: Prof. Yu Kevin Cao (University of Minnesota)
Title: Co-Designing Algorithms and Hardware for Efficient Machine Learning System
Speaker: Prof. Caiwen Ding (University of Minnesota)